CanaryIQ uses privacy-friendly, cookieless analytics (Fathom) to understand aggregate site usage. We don't use tracking cookies, we don't sell or share your data, and we respect Global Privacy Control. See our Privacy Policy.

RISC-V

RISC-V suppliers are now designing for servers as well as embedded controllers. SiFive's P870-D is specified for coherent multicore scaling and has infrastructure features for datacentres. It is a core design offered for licence and some way from a deployed server. We still need finished chips, software support and like-for-like application measurements.

medium conviction growth

Research snapshot · updated Nov 12, 2026

Core thesis

RISC-V is an open standard for processor instructions. Anyone can use the instruction set without paying a licence fee, which lets companies design custom chips. They still pay for core designs, verification, software and manufacturing, and many RISC-V core designs are proprietary. Chinese firms are adopting it to reduce their dependence on Arm and x86. Alibaba's Xuantie, SiFive and Tenstorrent are among the leading designers. RISC-V is proven in embedded and low-power devices. Whether it can compete in high-performance computing is still open.

State of the art (2026)

RISC-V is entrenched in high-volume embedded silicon - storage controllers, IoT, MCUs - and is now pushing into application-class compute. The RVA23 application profile (ratified October 2024) gives OS distributions a single 64-bit target, and the RISC-V Server Platform spec is in final ratification, unlocking certified Linux servers. SiFive raised a $400m Series G in April 2026 at a $3.65bn valuation, its last private round before a planned IPO, while Tenstorrent, Ventana and Rivos race datacentre-class cores against Arm Neoverse. China is the structural accelerant: T-Head, StarFive and Loongson treat RISC-V as sanctions-resilient infrastructure. The soft spot is consumer mobile - Google pulled RISC-V from the Android common kernel in May 2024, leaving no mainstream phone path.

Explore the deeper analysis in CanaryIQ

Explore what is covered below. These previews show the structure; log in to read the full analysis.

Signal stack

Evidence stacked leading → lagging

9 signals
talent
research
patent
expert
operational
market

Technology-native KPIs

Metrics that predict trajectory, tracked over time

4 tracked
RISC-V market share in embedded
RISC-V venture and corporate investment
RISC-V core shipments
RISC-V International members

Landscape map

Who builds what, and who depends on whom

129 players · 6 layers

Catalyst calendar

Dated events that will move the position

5 ahead

Technology roadmap

Milestones on the path to maturity

9 milestones

Watchlists

Companies, people and papers, each with a condition for removing it

20 · 20
Companies · 20
People · 20

Decision frameworks

What our view means for your job

Locked
Public Equity
PE / VC
Corporate Leader

Thesis changelog

When our view changed, and why

8 updates

Change our mind

3 disconfirming conditions

You've read the verdict. The file is much deeper.

The full signal stack, technology-native KPIs tracked over time, the landscape of who depends on whom, the dated catalyst calendar, decision frameworks for every desk, live watchlists and a record of every time our view on RISC-V has changed. All of it is in CanaryIQ.